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Optimization Studies in Graphene Electronics
Tarun Ramesh Chari
The ever-growing demand for higher bandwidth broadband communication has driven
transistor operation to higher and higher frequencies. However, achieving cut-off frequencies
in the terahertz regime have been unsuccessful with the current state-of-the-art transistors
exhibiting no better than 800 GHz. While the high-frequency transistor field is dominated
by III-V semiconductors, it has been proposed that graphene may be a competitive ma-
terial. Graphene exhibits electron and hole mobilities orders of magnitude larger than
conventional semiconductors and has an atomically thin form factor. Despite these bene-
fits, high-frequency graphene transistors have yet to realize high-frequency characteristics
better than III-V’s.
This thesis expands on the current limitations of graphene transistors in terms of
improved fabrication techniques (to achieve higher carrier mobilities and lower contact re-
sistances) and fundamental, band structure limitations (like quantum capacitance and the
zero energy band gap).
First, graphene, fully encapsulated in hexagonal boron-nitride crystals, transistors
are fabricated with self-aligned source and drain contacts with sub-100 nm gate lengths.
The encapsulation technique shields the graphene from the external environment so that
graphene retains its intrinsic high mobility characteristic. In this short-channel regime,
transport is determined to be ballistic with an injection velocity close to the Fermi velocity
of graphene. However, the transconductance and output conductance are only 0.6 mS/μm
and 0.3 mS/μm, respectively. This lack-luster performance is due to a relatively thick (3.5
nm) effective oxide thickness but also due to the effects of quantum capacitance which di-
minishes the total gate capacitance by up to 60%. Furthermore, the output conductance
is increased due to the onset of hole conduction which leads to a second linear regime in
the I-V characteristic. This is a direct consequence of graphene’s zero energy band gap
electronic structure. Finally, the source and drain contact resistances are large, which leads
to poorer output current, transconductance and output conductance.
Second, improvement to the contact resistance is explored by means of using graphite
as the contact metal to graphene. Since graphite is atomically smooth, a pristine graphite-
graphene interface can be formed without grain asperities found in conventional met-
als. Graphite is also lattice matched to graphene and exhibits the same 60◦ symmetry.
Consequently, it is discovered that the graphite-graphene contact resistance exhibits a
60◦ periodicity, with respect to crystal orientation. When the two lattices align, a con-
tact resistivity under 10 Ωμm2 is observed. Furthermore, contact resistivity minima are
observed at two of the commensurate angles of twisted bilayer graphene.
Though graphene transistor performance is band structure limited, it may still be
possible to achieve competitive high-frequency operation by use of h-BN encapsulation and
graphite contacts.
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From the onset of the monolithic, planar silicon transistor industry, continuous scaling im-
provements have been achieved, as famously observed by Gordon Moore. For over 30 years,
each smaller technology node also provided performance enhancements. Consequently, the
industry realized more transistors per unit area that performed better than previous gener-
ations. While transistors were continuously improved, new technological applications were
conceived. Perhaps the most culturally impactful application is in the wireless, broadband
communication found in cell phones and wireless routers. Consequently, continuously larger
bandwidth technology is required to meet the growing consumer demand, which has led to a
rapid growth of high-frequency electronics over the last 15 years. Currently, high-frequency
transistors are struggling to break into the 1 THz regime. Apart from broadband commu-
nication, there are other useful applications in the terahertz regime for astronomy, security,
medicine, and biology. Robust electronics with terahertz characteristics are therefore valu-
able not only for communication but also scientific exploration.
While silicon has been the backbone of the transistor revolution and has consis-
tently remained competitive through improvements such as high-Κ gate dielectrics, higher
dimension electrostatic gating, and mobility through strain, it is has only posted modest per-
formance in the high frequency regime. Instead, III-V semiconductors, which exhibit better
intrinsic properties (like mobility, effective mass and saturation velocity) have demonstrated
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better high-frequency characteristics. And yet utility in the terahertz regime remains ob-
structed. Consequently, more exotic materials have been proposed, such as carbon in the
form of graphene, which exhibits among the highest reported mobilities of any material
while being atomically thin [10,11].
The isolation and electronic experimentation of graphene was initially performed in
2004 [1–3]. Since two-dimensional (2D) crystals were theoretically predicted to be thermo-
dynamically unstable and therefore could not exist in nature, the impact of this discovery
cannot be understated [4, 5].
It was initially discovered that graphene has a relatively high electron and hole carrier
mobility of 15,000 cm2/Vs [1, 3]. Comparatively, silicon planar and fin transistors exhibit
an electron mobility of less than 1,000 cm2/Vs [6, 7]. Even high-mobility semiconductors,
such as InP and InAs, exhibit high electron mobility (>13,000 cm2/Vs) (μe) but low hole
mobility (μh) (<1,000 cm
2/Vs) [8, 9]. However, graphene has fundamental limitations that
must be overcome in order to achieve competitive transistor metrics.
To understand the potential and limitation of graphene electronics, it is imperative
to understand graphene’s band structure. Graphene is a carbon allotrope with its atoms
arrayed in a hexagonal lattice with an atomic spacing of 1.42 Å, as shown in Figure 1.1.
The unit cell, as defined by the vectors a1 and a2, encompasses two distinct carbon atoms
which are typically labeled as A (blue) and B (red). Although they are both carbon atoms
and are seemingly identical, the differences have significant implications with regard to
symmetry. From the unit cell vectors, the Brillouin zone can be calculated (also resulting
in a hexagonal zone) with important symmetry points, Γ, K and K’.
A band structure estimate can be analytically calculated using the nearest-neighbor
tight-binding model, resulting in an energy dispersion in Equations 1.1 and 1.2 [12]. Here,
t is the nearest-neighbor hopping energy (between the A and B sublattices) and t′ is the
next nearest-neighbor hopping energy (to the same sublattice) while a is the length of
the nearest-neighbor carbon bond 1.42 Å. Interestingly, the conduction and valence bands

















Graphene Crystal Lattice Brillouin Zone
Figure 1.1: Graphene Crystal Lattice and Brillouin Zone
electronic energies, the electronic dispersion is approximately conical, leading to the linear
dispersion in Equation 1.3.
Since practical electronic energies are around the K and K’ points, it is necessary
to have an accurate model for the band structure for these energies. The tight-binding
model reveals many interesting characteristics of graphene, but is not strictly accurate as
it underestimates the Fermi velocity. Experimental measurements of graphene confirm the
predicted linear band structure and reveal a Fermi velocity of 108 cm/s [3, 13].
E±(k) = ±t
√
3 + f(k)− t′f(k) (1.1)
f(k) = 2 cos(
√








E±(k−K) = ±h̄vF |k−K| (1.3)
Due to the linear band structure, the density of states (DOS) in graphene is sub-
stantially different from the DOS of parabolic band structure semiconductors. The DOS,























Figure 1.2: Graphene Band Structure by Tight-binding Model
is calculated for graphene by Equation 1.4. Unlike parabolic 2D semiconductors, which







The most significant impact of the graphene DOS is that the energy required to add electrons
is larger than it is in parabolic semiconductors. This results in a reduced transconductance
because changing the total charge density requires a larger change in the Fermi energy and
therefore in gate voltage. This effect is known as the quantum capacitance and its precise
impact in graphene, as it pertains to transistors, is outlined in more detail in Chapter 3.
A linear band structure implies carriers are massless Dirac fermions, as described
by quantum electrodynamics, where the velocity is the Fermi velocity, vF, instead of the
speed of light, c (where vF is 300 times slower than c). Consequently, electrons can be
described by the relativistic Dirac equation. This leads to several interesting properties
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including Klein tunneling. In conventional tunnelling for nonrelativistic electrons, an elec-
tron incident on an energy barrier can be described by the WKB approximation, which
leads to an exponentially decaying tunneling probability with the width of the barrier. For
Dirac fermions, the tunneling probability can be unity, irrespective of the size of the barrier,
provided the electron is normally incident on the barrier. The technological implications
are important because electron transport in a field-effect transistor is governed by an elec-
trostatically controlled potential barrier which for normally incident relativistic electrons
would be transparent. This amounts to a degree of uncontrollable source-drain current
leakage.
Early work in graphene led to extensive study of the material as a system to explore
fundamental theory in condensed matter physics [2, 3, 14,15] and as a material in practical
device topologies, such as field-effect transistors (FETs) [10, 16–18]. During this work, it
was discovered that the electronic properties of graphene were extremely sensitive to the
external environment [19]. The ultimate potential of graphene was highlighted in suspended
samples under ultra-high vacuum conditions and at low temperature, which yielded a carrier
mobility of 230,000 cm2/Vs [20, 21]. While this fabrication technique is unreliable and
unscalable, further efforts to isolate graphene in environmentally inert conditions led to the
use of hexagonal boron-nitride (h-BN) as a substrate for graphene [22].
With boron and nitrogen atoms occupying the lattice instead of carbon atoms, h-BN
is an isomorph of graphite. Consequently, its electronic band structure is insulating with
a large band gap (5.97 eV) [23, 24]. When mechanically exfoliated from a bulk crystal,
h-BN is atomically smooth, defect free, and free from charge traps. It was demonstrated
than when graphene is fully encapsulated in h-BN similar high carrier mobilities as found
in suspended devices are recovered [25].
Mechanically, graphene exhibits some of the best properties of any crystal [26]. It
has a stiffness of 1 TPa, fracture strength of 130 GPa, and can be strained up to 25%.
Coupled with its electronic properties, graphene is an ideal candidate for flexible electronic
applications where conventional semiconductors (like silicon and III-Vs) would physically
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break under strain [17].
The work presented here explores the fundamental utility of graphene FETs (GFETs).
Chapter 3 investigates graphene, fully encapsulated in h-BN, as the channel material for
short-channel FETs. In this regime, it is found that the transport is ballistic in nature and
exhibits a best-in-class effective mobility due to the environmental isolation conferred by
the h-BN. Despite the preserved high quality of the graphene, the FET metrics (specifi-
cally, the transconductance and output resistance) of these devices proved no better than
for conventional semiconductors, due largely to the parasitic quantum capacitance effect
and large contact resistance.
In Chapter 4, a technique for fabricating excellent electrical contacts to graphene
is demonstrated and characterized. The electrical contact resistance to graphene is an on-
going problem in GFETs. The effect of the contact resistance is manifested as diminished
transconductance, output resistance, and ON-current in GFETs. The best electrical con-
tacts to GFETs are 100 Ωμm, which is an order of magnitude too high for short-channel
GFETs. Instead of conventional metals, bulk graphite is explored as a contact metal to
graphene. In this work, it is demonstrated that the contact resistivity can be made ex-
tremely low (6.6 Ωμm2) by tuning the rotational angle between the graphite and graphene.
Furthermore, it will be demonstrated that the contact resistivity exhibits unique minima




As a result of its high carrier mobility, graphene has the potential to be an effective material
for electronic applications. However, graphene does have significant band structure limita-
tions. For example, in conventional transistors used in digital applications, it is necessary
to have electronic configurations where the semiconductor resistance both small and large
(leading to large and small currents, respectively). For silicon, this is achieved by tuning
the Fermi level to an energy within the band gap of the band structure. Consequently, the
typical large to small current ratio (a value referred to as the ON/OFF ratio) is usually
greater than a million. The absence of a band gap in graphene renders this ON/OFF ratio
to be on the order of a hundred, which is too small for practical use as a digital transistor.
Consequently, the application space for graphene is currently restricted to high-frequency
analog applications where other transistor metrics directly related to carrier mobility are
important.
2.1 Elementary Transistor Model
Before engaging in a meaningful discussion about high-frequency transistor metrics, an un-
derstanding of the basic transistor operation is required. Figure 2.1 shows a schematic
diagram of a typical, planar metal-oxide-semiconductor field-effect transistor (MOSFET).
A voltage bias is applied across the source and drain electrodes (VDS), generating a cur-
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rent. An electric field, produced by the external gate voltage (VGS), is applied and varied
to modulate the carrier density in the channel and therefore the current (I). The impor-
tant dimensional parameters include the device width (W), the gate length (LG), and the
thickness of the gate dielectric (tox). Here we define the gate length to be the length of
channel material below the gate. Another key parameter is the dielectric constant of the







Figure 2.1: MOSFET Cross-section
A general current-voltage model (Equation 2.1) is useful in highlighting the salient











Here, COX is the areal input capacitance as seen by the gate and μ is the carrier mobility.
Typically, COX is dominated by the gate dielectric and commonly referred to as the gate
oxide capacitance. It can estimated from the parallel plate capacitor model from Equation
2.2. The functional form of f is not necessary for the following discussion, but it is generally
non-linear.
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An effective oxide thickness (EOT) is often used to compare devices with differing
dielectric materials. A device EOT is derived from calculating the required thickness of




where εSiO2 and εm are the dielectric contacts of SiO2 and the material used, respectively.
From these equations, it is clear that device performance is related to the dielectric
thickness and material choice, the gate length, and finally the mobility of the channel
material. For high-level circuit design and analysis, linearity is critical. Equation 2.1 can
be made linear if the input voltage amplitudes are sufficiently small (commonly referred to
as the small signal model). Then linearization is achieved through differential conductances









In this way, a linear circuit model, shown in Figure 2.2, can be used to analyze the transistor
performance. The circuit components within the dashed box are the intrinsic FET parame-
ters while the components outside it are the extrinsic (or parasitic) parameters. Currently,
the most deleterious GFET parasitics are the contact and gate resistances, while other
parasitics, like fringe capacitances, are less significant and are excluded from this analysis.
In typical analog applications, a key figure of merit (FOM) is signal gain (specifi-
cally, the ratio of the magnitude of the output signal to the input signal). Due to device
capacitances and resistances, the output signal attenuates with increasing input frequency.
Consequently, gain is typically evaluated based on two frequency FOMs: the unity current
gain frequency (fT) and the maximum frequency of oscillations (fmax). fT is the frequency
at which the ratio of the output to input current magnitudes are unity (Equation 2.5). fmax
is similarly defined in relation to the unilateral power gain (Mason’s invariant) when the































gds(RG +RS +RD) + 2πfTCgdRG
(2.6)
Figure 2.3 shows a plot of fmax as a function of the contact resistance. For a well-tempered
FET with high transconductance and output resistance, fmax is relatively invariant with
contact resistance, since the first term in the denominator of Equation 2.6 is small compared
to the second term. However, for a poorly saturating FET, the first term dominates and
the contact resistance severely degrades fmax. Poor current saturation is a common problem
in graphene FETs and this range of contact resistances is typical for GFETs. As will be
discussed in Chapter 4, conventional metal-graphene contacts exhibit a contact resistance of
roughly 500 Ωμm. Though the gate resistance appears in the denominator of fmax, if it can
be made low enough (through sophisticated T-gate or mushroom gate design, decreasing
RG), fmax can exceed fT [9].
Apart from the device parastics, the device transconductance is a critical FOM as
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gm = 2 mS/μm; ro = 10kΩ
gm = 2 mS/μm; ro = 30Ω
gm = 0.6 mS/μm; ro = 30Ω
fT = 539 GHz
















0 0.2 0.4 0.6 0.8 1
Contact Resistance (kΩμm)
W = 20 μm, LG = 50 nm, EOT = 3 nm
Figure 2.3: fmax vs. RC
it directly impacts both fT and fmax and should be maximized. Since gm is defined by
the current differential with respect to the gate voltage, it is also proportional to the same
constants as the current. Consequently, the gate length, gate capacitance, and the channel
mobility play key roles in determining the transconductance and therefore fT and fmax.
However, it should noted out that larger gate capacitances lead to smaller fT and it can be
shown that fT ≈ µLαG , where α is 2 for long-channel devices. For short-channel devices, gm
can become gate length independent and α becomes unity. Therefore, carrier mobility is




Since graphene exhibits incredibly large mobilities (>100,000 cm2/Vs), it seems natural to
explore its utility as the channel material in a high-frequency transistor. However, it is
beneficial to examine state-of-the-art high-frequency devices to give context to graphene
devices. Table 3.1 shows the current state-of-the-art high-frequency FETs across several
channel materials. It is difficult to compare these devices to one another as the device
parameters differ (most notably LG). However, generally, these devices have high mobility
and the current fT and fmax benchmark is 688 Ghz and 1.2 THz, respectively. The average
frequency, favg, is the square-root of the product of fT and fmax, favg =
√
fT fmax and there
are currently no reports of favg exceeding 1 THz.
Consequently, for GFETs to be competitive they must at least match these FOMs
of other materials: >600 GHz fT and >800 GHz fmax. To achieve this, GFETs must exhibit
a high transconductance with low parasitic resistances at sub-100 nm LG. For example,
the best reported favg device employs a mushroom gate to reduce the gate resistance with a
gate dielectric thickness and constant of 4 nm and 12, respectively, and a gate length of 40
nm. This device exhibits a transconductance in excess of 2 mS/m and achieves an fT and
fmax of 688 GHz and 800 GHz, respectively. To date, however, graphene has not achieved
such high-frequency FOMs.
A plot of the best year-over-year GFETs in terms of fT and fmax since 2008 is shown
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Channel Material Mobility (cm2/Vs) fT (GHz) fmax (GHz) favg (GHz)
InAs 13,200 [8] 644 [28] 681 [28] 662
InGaAs 4,400 [29] 688 [30] 800 [30] 742
InP 15,000 [9] 385 [9] 1,200 [9] 680
Si 750 [7] 485 [31,32] 450 [31,32] 467
GaN 1,200 [33] 454 [33] 444 [33] 449
CNT - 153 [34] 30 [34] 68
graphene 100,000 427 [35] 100 [36] 200
Table 3.1: Current State-of-the-Art High-Frequency Transistors for Different Channel Ma-
terials





















Figure 3.1: Year-to-Year GFET Performance
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in Figure 3.1. While fT rapidly reached 400 GHz, fmax has demonstrated steady but slow
improvements and recently breached the 100 GHz benchmark. Despite the often-cited
>100,000 cm2/Vs carrier mobility, GFETs have yet to surpass the performance of III-V
transistors, which exhibit lower mobility [10, 16, 35–50]. This problem is partly due to the
device design. For example, the best reported GFET fT uses a LG of 100 nm, more than
double the best reported fT device, and a thin gate structure, resulting in a large RG which
reduces fmax below 10 GHz. Conversely, the best reported GFET fmax uses thicker, T-gate
structure and achieves 100 GHz fmax. GFETs are also fabricated with a grown dielectric
directly on the graphene surface (for example, HfO2 or Al2O3 by atomic layer deposition).
Charge traps in the oxide cause carrier scattering in graphene, resulting in a diminished
mobility [51].
Furthermore, GFET fabrication procedures usually involve directly exposing the
graphene to a lithographic resist. This resist leaves a permanent residue on the graphene,
even after annealing, which also leads to carrier scattering and diminished mobility [52,53].
Thus, GFETs exhibit a carrier mobility no larger than 10,000 cm2/Vs (comparable to III-
V mobility) and usually around 1,000 cm2/Vs (comparable to Si mobility). There are
no GFETs which preserve the ultra-high mobility characteristic of intrinsic graphene in a
topology optimized for a FET.
Another problem with GFETs is current saturation. Current saturation is directly
measured by the output conductance, which must be as low as possible to maximize fmax.
In graphene, saturation is achieved primarily due to the velocity saturation of the charge
carriers. However, for a large enough source-drain bias, the quasi-Fermi level in the drain
passes into the valence band, resulting in hole conduction and a second linear region in
the current-voltage characteristic [10]. This is a direct consequence graphene’s zero-energy-
band-gap band structure. In conventional MOSFETs, the drain’s quasi-Fermi level would
be in the semicondcutor’s band gap, resulting in continued saturation (excluding drain
induced barrier lowering). Nonetheless, some GFETs have demonstrated a sizable range
of source-drain biases (0.25 to 0.5 V) for which the current is saturated and there is no
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appreciable hole conduction: the ideal bias point to maximize fmax [18, 43, 54]. Yet, most
GFETs do not exhibit any saturating current-voltage characteristic, especially at short gate
lengths. Consequently, most high-frequency GFET studies do not report fmax at all.
It is proposed that the lack of an observed saturation is a result of large metal-
graphene source and drain contact resistances [41,55]. Here, the contact resistance is inde-
pendent of gate length, so the relative resistance contribution of the contacts as compared
to the channel is significant. It is also suggested that short-channel devices are more im-
pervious to the influence of the gate, due to source and drain electrostatics and contact
resistance doping [10,16,42,43,46].
Therefore, to fully examine the ultimate utility of GFETs, it is imperative to protect
the graphene from the environment during lithography, while utilizing a low metal-graphene
contact resistance with an aggressively scaled dielectric thickness. To achieve this, hexagonal
boron nitride (h-BN) is used as a substrate for graphene [22,25,43,56]. H-BN is an attrac-
tive substrate for graphene because the two crystals are lattice matched, h-BN is a wide
band gap insulator, and there are no charge traps in h-BN to scatter carriers in graphene.
Furthermore, it has been demonstrated that when graphene is encapsulated between two
h-BN crystals, the high carrier mobility is recovered [25]. These devices also exhibit the
lowest reported contact resistance when contacting an exposed edge of the graphene [25].
Other GFETs fabricated with h-BN have been studied previously, however none employ a
fabrication technique that completely protects the graphene from contamination or trapped
charges in a grown oxide [56,57].
In this chapter, GFETs with graphene encapsulated in h-BN will be presented.
The fabrication technique employed completely isolates the graphene from persistent litho-
graphic resist and from the external environment. This process lends itself ideally to explor-
ing the fundamental utility of graphene as a channel material for transistor applications.
The remainder of this chapter presents an outline of the device fabrication, followed by a
detailed analysis of the device performance. The device model is then employed to extract
intrinsic device properties. Based on this analysis, it is argued that pristine graphene is
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unlikely to surpass III-Vs as the best high-frequency channel material due to intrinsic lim-
itations imposed by graphene’s band structure: a non-negligible quantum capacitance and
a zero energy band gap.
3.1 Device Fabrication
To fabricate GFETs encapsulated in h-BN, the substrates are first prepared for mechanical
exfoliation. Then the constituent crystals are exfoliated onto the substrates, followed by
detailed characterization by atomic force microscopy (AFM). Next, the crystals are assem-
bled using the Van der Waals dry transfer technique. A gate is then deposited, followed by
self-aligned source-drain contacts.
The substrates are 285 nm, thermally grown silicon dioxide on heavily doped 500
μm silicon. Prior to crystal exfoliation, the substrates are cleaned by sonication in acetone,
then isopropyl alcohol (IPA), for ten minutes each. The substrates are then rinsed with de-
ionized (DI) and transferred to a piranha bath (30 mL sulphuric acid and 10 mL hydrogen
peroxide). The piranha bath is then placed on a hot plate set to 200 ◦C for roughly 20
to 30 minutes. The substrates are then removed from the piranha bath, rinsed with DI
water, then rinsed with IPA, and finally blown dry with a nitrogen stream. Substrates are
characterized by AFM to ensure they are defect free before crystal exfoliation.
The mesoscopic graphene and h-BN crystals are exfoliated from a source of bulk
crystals using Scotch tape. After successive exfoliation of the bulk crystals with the tape,
the substrates are placed in contact with the exfoliated area. Mild pressure is applied
(usually with the end of a pen or tweezer tips) to ensure the tape is well contacted with the
substrate. The tape and substrates are then placed on a hot plate for one to two minutes at
95 ◦C. The tape is peeled away from the substrate, invariably leaving mesoscopic crystals
on the substrate.
Crystals are characterized by an optical microscope for areal size and approximate
thickness and then by AFM to ensure the crystals are defect free and to precisely measure
the crystal thickness. At this point, the crystals are ready for Van der Waal assembly, as
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shown in Figure 3.2.
To begin, a polymer handle is constructed. The polymer is placed in contact with the
first, top-layer crystal and is then slowly retracted from the substrate. The crystal adheres
to the polymer and is removed from the substrate. Subsequent crystals can be assembled
in this way, which can lead to an arbitrarily thick stack of many different crystals. In this
work, a tri-layer, h-BN/graphene/h-BN heterostructure is used where the top h-BN serves
as the gate dielectric and the bottom h-BN is the substrate.
The polymer handle is made from poly(propylene carbonate) (PPC). The PPC is
first spin coated on a rigid substrate (usually silicon or silicon dioxide on silicon) and baked
at 95 ◦C for three minutes. The final thickness is roughly one micron, though thickness is
not critically important. Next, rectangle of PDMS, a few millimeters by few millimeters, is
placed on a glass microscope slide. Then a length of transparent Scotch tape is used to hold
the PDMS in place. Then the PPC is peeled away from its substrate using a piece of Scotch
tape that has been hole punched. This suspends the PPC film over the hole punch. Finally,
the suspended PPC is placed on the PDMS; this system is referred to as a transfer slide.
This process may wrinkle the PPC or trap air between the PPC film and the PDMS. To
alleviate these defects, the transfer slide can be placed on a hot plate at 100 ◦C for several
minutes to hours (no upper limit was found).
Once the transfer slide is made, the crystals can be assembled as shown in Figure
3.2. To assemble the crystals, the PPC on the transfer slide is brought in contact with
the substrate of the first crystal (in this case, <5 nm h-BN), usually at 40-50 ◦C, using
a micromanipulator. The substrate is then slowly heated until the PPC film covers the
crystal. Then the transfer slide is slowly raised until the PPC is fully retracted, liberating
the crystal from the substrate.
Next, the second crystal (in this case, graphene) on its substrate is aligned with the
first crystal on the PPC. The transfer slide is then slowly lowered until the first crystal
completely covers the second crystal. In this step, it is the inter-crystal, Van der Waals










Figure 3.2: Dry Van der Waals Transfer Technique
second crystal is peeled off its substrate and adheres to the first crystal.
A final transfer step is performed by contacting the crystal stack onto the final crystal
(in this case <15 nm h-BN). The two-crystal stack on the transfer slide is appropriately
aligned to the final crystal and then the transfer slide is slowly lowered until contact is made.
Then the temperature is raised to about 100 ◦C. At this temperature, the PPC melts and
when the transfer slide is retracted, the PPC and crystal stack is left behind. After this
final transfer, the sample is soaked in acetone for roughly 15 minutes to wash away most of
the PPC, and then annealed under high vacuum at 350 ◦C for 15 minutes to remove PPC
residue. At this time, the gate, source, and drain electrodes can be made.
After a graphene/h-BN heterostructure is made, GFETs can be fabricated as out-
lined in Figure 3.4. First, the gate is defined using a bilayer resist for electron beam (e-beam)
lithography consisting of copolymer (EL 7 from Microchem) and PMMA (495 A4 from Mi-
crochem) in thicknesses of 200 nm and 100 nm, respectively. Lithography is performed
using an e-beam (Nanobeam, nb4). After exposure, the resist is developed in a cold (5 ◦C)
3:1 IPA:DI solution for one minute. Next, the cavity is metalized with 1 nm/100 nm Cr/Au
by e-beam deposition. For metal lift-off, the sample is placed in acetone for at least three
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hours and then gently sprayed with an acetone stream to remove excess metal. The sample
is then annealed under high vacuum at 350 ◦C for 15 minutes to remove any polymer resist
residue.
After annealing, 10 nm HfO2 is grown by ALD as shown in Figure 3.3. Since the
top h-BN is atomically smooth, the HfO2 does not nucleate on the surface of the h-BN,
only on the substrate and along the crystal edge. Consequently, HfO2 completely covers
the metal gate but leaves the h-BN exposed. Note, the HfO2 here does not contribute in
























Figure 3.3: ALD Growth on h-BN
After ALD, the sample is exposed to an O2 and CHF3 plasma to etch the top h-
BN using the gate as an etch mask. Finally, the source-drain contacts are lithographically
defined (using a Nabity converted FEI SEM) followed by e-beam deposition of 1 nm/10
nm Cr/Au. The source-drain metal deposition is now self-aligned to the gate and must be
thin (relative to the gate metal thickness) to prevent the source and drain contacts shorting
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across the gate itself. To prepare the device for measurement, thick (1 nm/100 nm Cr/Au)














False Color Cross-sectional TEM
Figure 3.4: GFET Fabrication
3.2 Device Characterization
Over thirty encapsulated GFETs of varying gate lengths and dielectric thickness were fab-
ricated. The output characteristic for each device was measured with a semiconductor
parameter analyzer (Agilent B1500A) and from these measurements the transconductance
and output conductance were extracted as per Equations 2.3 and 2.4. These devices uni-
versally show that the output conductance varies inversely with gate length (Figure 3.5)
for LG >50 nm. At long channels (LG >1 μm), gds is 50 S/m to 100 S/m and at short
channels (LG <0.1 μm) gds is >400 S/m. Conventionally, one would expect the transcon-
ductance to be proportional to the inverse of the gate length however no such correlation is
observed (Figure 3.5). Since the electron mean-free-path in encapsulated graphene is on the
21
order of a micron, it may be these devices are ballistic, in which case gm would not depend
on LG [25]. Nonetheless, among these devices the best transconductance is less than 0.7
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Figure 3.5: output characteristics for more than 30 devices
This is attributed to several issues. The device contact resistances are fairly large
compared to other edge contacts [25]. Figure 3.6 shows a histogram of the contact resistance,
RC, scaled with device width, for all devices. RC varies from 300 Ωμm to >1 kΩμm with a
mean and median RC of 675 Ωμm and 600 Ωμm, respectively, while other edge contact have
been reported to be as low as 150 Ωμm to 200 Ωμm [25]. This difference in RC is attributed
to differences in fabrication. First, these contact resistances include the metallic leads and
probe pads, which can contribute roughly 100 Ω per lead. In addition, source-drain contact
deposition must be thin to prevent shorting across the gate, further increasing the metallic
access resistance.
Second, the source-drain contacts are deposited with a top-gate etch mask unlike
other edge-contacted devices which typically deposit edge contact electrodes first. This
fabrication difference in conjunction with the observed increase in contact resistance may
mean that other edge contacts have better coverage over the graphene edge, whereas the
edge contacts here may not be contacting the entire exposed graphene edge.
Finally, there is a significant degree of unreported variation in the edge contact
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RCavg = 675 Ωμm
Figure 3.6: Contact Resistance Histogram
resistance. The low end of the edge contact resistances here corresponds well with the
best-reported edge contacts when the metallic leads are included.
The comparatively low transconductance is also due to the relatively thick dielectric
thickness. Unfortunately, h-BN does not have a high dielectric constant like, for example,
HfO2. Therefore, employing a competitively thin h-BN gate dielectric leads to significant
gate leakage. The best reported GFET transconductance uses an EOT of 1 nm, whereas
the best transconductance reported here uses an EOT of 3.5 nm. This is a fundamental
limitation of using h-BN encapsulated graphene as a FET because a thinner h-BN dielectric
not only leads to gate leakage but no longer adequately isolates the graphene from nearby
impurities and charges on the surface of the h-BN.
Nonetheless, the best five encapsulated GFETs are highlighted with LG of 67, 103,
122, 178, and 1240 nm, as determined by scanning electron microscopy (SEM). The output
characteristics of the five encapsulated GFETs are shown in Figure 3.7. These devices
are all fabricated from the same heterostructure, sharing the same 3.5 nm thick top h-BN
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crystal as the gate dielectric (EOT of approximately 3.5 nm given a dielectric constant for
h-BN which closely matches that of silicon dioxide [23]). COX, is estimated (by Equation
2.2) to be 10 fF/μm2, about three times less than the COX for silicon devices at the 65 nm
technology node. The choice of h-BN thickness is based on the limitations of fabrication and
gate leakage considerations. Building encapsulated GFETs using <5 nm thick top h-BN
crystals is extremely challenging because the crystal tends to develop physical defects (such
as cracks) during the transfer process. For optimum FET performance, a 2 nm h-BN crystal
would be used, instead of the 3.5 nm used here. The substrate (or bottom) h-BN crystal is
also shared among the devices and is 15 nm thick. The contact resistance for these devices
is roughly 200 Ωμm from the metal-graphene edge contact and roughly 200 Ω of resistance
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Figure 3.7: Output Characteristics of Encapsulated GFETs
The output characteristic was measured with a parameter analyzer (Agilent B1500A),
sweeping the source-drain voltage from 0 V to 1.5 V and the gate from 0.5 V to 1.1 V. For
the devices with LG below 200 nm, there is little difference in the output characteristics,
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Figure 3.8: Transconductance and Output Conductance vs. Gate Length
which suggests transport may be ballistic. The non-saturating current characteristics in
these devices are due to the ambipolar nature of the graphene channel [10]. The minimum
gds and maximum gm of these short-channel devices is 300 μS/μm and 600 μS/μm (Figure
3.8), respectively, while the long-channel device (1.2 μm) has a minimum gds of 70 μS/μm
and maximum gm of 500 μS/μm. Using Equations 2.5 and 2.6 the intrinsic unity current gain
frequency is extrapolated in Figure 3.9, revealing roughly 100 GHz for the shortest channel
device. Excluding the contact resistance, fmax can achieve 78 Ghz, but is less than 1 GHz
including contact resistance. Consequently, these devices are not suitable for competitive
high-frequency operation.
3.3 Device Modeling
To understand the gate-length-independent output characteristic, it is useful to fit the mea-
sured data to a physically motivated compact model. While gradual channel approximation
models have been used quite successfully to model long-channel GFETs [10,58], they are a
less useful starting point for devices potentially dominated by ballistic transport [59]. As
it is unclear if the devices are indeed ballistic, it is necessary to use a model that is valid
for both drift-diffusion and ballistic transport. Consequently, a virtual source (VS) model,
is employed [60].
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Figure 3.9: Estimate fT and fmax
The VS model relies on calculating the current at the top of the energy barrier near
the source. In ”short-channel” devices, the transverse electric field may be significant when
compared to the gate-induced electric field, thus violating the gradual channel approxima-
tion [61]. Instead, the drain current can be calculated by the product of the areal charge
density and carrier velocity at any point in the channel, assuming current continuity (which
is valid if the gate leakage current is relatively small). At the top of the energy barrier, the
transverse electric field is precisely zero, permitting the application of the one dimensional
Poisson equation as done in the gradual channel approximation only at this point [62,63].
The VS model is shown in Equations 3.1 to 3.3, where Qx0e(h) represents the areal
electron (hole) charge density, vx0 represents the injection velocity, μ represents the carrier
mobility (which is assumed to be identical for electrons and holes, based on the band
structure), and Fsat is an empirical saturation function used to mimic velocity saturation.
Fsat is designed such that at VDS = 0, Fsat is 0 and approaches unity as VDS increases.
Here, vx0, μ, and β are parameters optimized to yield the smallest least squared error to the
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measured data in Figure 3.7 (so-called fitting parameters). As current contributions from
both electrons and holes must be calculated, a hole virtual ”source” at the drain end must
be included in addition to the electron virtual source. Consequently, Qx0e and Qx0e are























The electron and hole charge densities can be calculated from their integral forms as in
Equation 3.4. The integral form of the total charge can be algebraically expressed as a set


































There is no closed-form solution to the Fermi integral, however close analytic approximations
exist [64]. The RMS error of this computationally expeditious approximation from -2 to 2
eV at 300 K (which is beyond the relevant energy scales observed in a typical GFETs) is less
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than 1.2x10-3. Furthermore, this maximum error is in a regime where the value of the Fermi
integral is smallest. In calculating the total charge density, it is the sum of electron and
hole concentrations that is important, which implies that in the regime where the electron
density is small, the hole concentration is large. Consequently, the practical error induced
by this approximation is less than 0.6x10-3.
Finally, the EOT of the devices is small enough (3 nm) to necessitate the inclusion
of quantum capacitance in the model. The full, analytic expression for graphene (Equation
3.8) is too unwieldy to use in express computations. This model can be linearized when Vch
is much larger than kBT/q, however this approximation fails around the Dirac point which is
a critical bias point for GFETs around saturation. Instead, a second order approximation
(Equation 3.9) is used. The error incurred from this approximate quantum capacitance
model is plotted in Figure 3.10 and demonstrates less than 8 % error over all channel
potentials. Further analysis leads to a quartic function of Vch (Equation 3.11 where α =
ln(4)kBT/q and γ = CG/CQi) with analytically solvable roots [65]. Consequently, this













































































V 4cs(d) + (1− γ





G = 0 (3.11)
VG
’ in Equation 3.11 represents VGS and VGS VDS when calculating Vcs and Vcd, re-
spectively. While IDe and IDh can be directly calculated from Equations 3.4 and 3.11, the
result is only valid with respect to the intrinsic source, drain, and gate voltages. In order
to accurately capture the total current, the extrinsic parasitic series resistances must also
be included as per Equations 3.12 and 3.13 analyzed from Figure 3.11. Separate resistance
terms for electron and hole currents are used in order to accurately reflect the difference in













Figure 3.11: Circuit Model Accounting for Electron and Hole Contact Resistances
VD = 2RCeIDe + 2RChIDh + VDS (3.12)
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VG = RCeIDe +RChIDh + VGS (3.13)
The inclusion of parasitic series resistances to the model requires a converging iterative
calculation. Thus, there are four variables to calculate as governed by Equations 3.12, 3.13,
and 3.4: IDe, IDh, VDS, and VGS. An error function, fm, for each equation can be generated
and combined in a matrix, f, as shown in Figure 3.12. Likewise the four variables are also
combined in a matrix x. The iteration process is as follows. First an initial guess is made
for x. Then f is calculated and when its magnitude (|f |) is less than an arbitrarily small
value (10-16) the four variables have converged. When the magnitude is larger than the
aforementioned critical value, x is updated by the addition of the product Jacobian matrix
of f and f. f is then recalculated based on the updated value of x and the calculations
iterate until |f |<10-16. This process is outlined in Figure 3.12.
f1 = 2RCeIDe + 2RChIDh + VDS - VD
f2 = RCeIDe + RChIDh + VGS - VG
f3 = Qx0e(VGS)vx0Fsat- IDe/W

















Figure 3.12: Newton-Raphson Iteration Algorithm
This model therefore employs two physically relevant parameters: vx0 and μ while
β is a non-physical saturation-transition-region fitting parameter [62]. Performing a least
squares fit to the measured output characteristics of the GFETs in Figure 3.7, enables the
determination of the mobility and carrier injection velocity as a function of the gate length
as shown in Figure 3.13. In all the parameter extractions β is 2 ± 0.1.
It is observed from this parameter extraction that the injection velocity decreases
with increasing LG while the inverse is observed for mobility. As the GFETs were fabricated
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Figure 3.13: Mobility and Carrier Injection Velocity vs. Gate Length
surprising. However, this trend is consistent with ballistic transport as the concept of
mobility becomes irrelevant in the ballistic regime.
To understand the ballisticity of these devices, it is necessary to examine the output
characteristic through the Lundstrom model. Here, the device mobility can be described
by Equation 3.14 where μ is the parametrically extracted mobility, μeff is the drift-diffusion
dominated mobility of, for example, long-channel devices, and λmfp is the mean-free-path












From this μ-1 can be plotted against LG
-1 to extract μeff (as the y-intercept) and λmfp (as
the product of the slope and μeff. Also, the parametrically extracted injection velocity, vx0,
can be described by Equation 3.15 where vbal is the ballistic velocity and αLG is the length












Applying Equations 3.14 and 3.15 to the mobility and injection velocity extracted from the
virtual-source model reveals Figure 3.14 which shows μ-1 and vx0
-1 as a function of LG
-1 and
LG, respectively. By employing a linear fit to the data, it is determined that λmfp is 848 nm,
μeff is 13,734 cm
2/Vs, and vbal is 9.3x10
7 cm/s. This model, as derived from the Landauer
formulation, applies in the region of linear response, matching other approaches commonly
employed to characterize mean-free-path from measured conductivity [25]. Strictly speaking
however, Equations 3.14 and 3.15 are applied in the linear and saturation regimes of the
output characteristic, respectively. They are linked by the assumption that the mean-free-


















μeff = 13,734 cm2/Vs
λmfp = 848 nm





























Figure 3.14: Extracted Effective Mobility and Ballistic Velocity
The extracted λmfp indicates that all the devices measured in Figure 3.7 are ballistic
except for the 1.2 μm channel-length device. These GFETs are the first to demonstrate
essentially ballistic transport at gate lengths in excess of 0.5 μm. The effective mobility
is also among the largest reported for a GFET, due to the high quality h-BN/graphene
heterostructures.
However, these values of mean-free-path and effective mobility are lower than what
has been reported for h-BN/graphene heterostructures under low bias [25]. The thinner h-
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BN gate dielectrics employed here, as well as the additional processing required to produce
the more complex FET structures, are probably resulting in some reduction in encapsulated
graphene channel quality. The ballistic velocity achieved in these devices, limited by the
Fermi velocity in graphene, is more than five times the band-structure-limited ballistic
velocities observed in CMOS devices [66].
3.4 Band Structure Limitations: Quantum Capacitance and
Zero Energy Band Gap
Despite the higher carrier velocity and mobility, the gm and gds of these devices are signifi-
cantly lower than those of silicon devices at comparable gate lengths, due to the effects of
quantum capacitance, CQ, and ambipolar channel conduction. The gm is proportional to
the effective gate capacitance (Ceq), which, for a metal-insulator-graphene (MIG) capacitor





Figure 3.15 shows the ratio Ceq to COX as a function of h-BN thickness for different
fixed gate biases. For thick gate dielectrics and high gate biases, Ceq ≈ COX; however,
around the charge neutrality voltage Ceq can be as low as 20% of COX. It is also important
to note that gm is maximum in a GFET when VGS
’≈VDS’ (the intrinsic gate-source and
drain-source biases, respectively), which is precisely the condition when CQ is smallest and
Ceq is the smallest fraction of COX. For an h-BN thickness of 3.5 nm (the thickness of the
GFETs in Figure 3.7) Ceq is no more than 90% of COX at best and 40% of COX at worst.
In other words, this reduction in the effective gate capacitance is equivalent to more than
doubling the dielectric thickness. In contrast, silicon CMOS exhibits a CQ of 134 μF/cm
2 —
16 times larger than in graphene [67] — giving Ceq ≈ COX for silicon for any achievable EOT.
By using high-Κ gate dielectrics, others have been able to reduce the EOT of GFETs below
that achieved in this work. For example, graphene transistors exhibiting a gm of 1.2 mS/μm


























































Figure 3.15: Effects of Quantum Capacitance on Input Capacitance
lower carrier velocities and mobilities, exhibit gm >2 mS/μm [41] for gate length below 65
nm because silicon devices are not limited by quantum capacitance. Another fundamental
limitation is the zero energy band gap of graphene, which limits achievable gds. When
VDS
’ >VDS
’- VDirac, the drain begins injecting a substantial hole current, giving rise to the
second linear regime in the GFET output characteristic, increasing gds as shown in Figure
3.16 [10]. Here VDirac is the Dirac voltage. As a result, the minimum gds occurs in a narrow
regime of drain biases in which the electron current has saturated but hole densities are not
yet substantial. The gds for the short-channel GFETs considered here are on the order of
300 mS/μm, more than three times what is typical for 65-nm silicon devices. In addition,
since silicon devices are unipolar, the region of drain biases for which this gds is small is
much larger in silicon than in graphene.
As a FET channel material, despite carrier velocities that are more than a factor of
four greater than those achievable in silicon, the ambipolar conduction and quantum ca-














Figure 3.16: Effects of a Zero Energy Band Gap on Current Saturation
gds characteristics that are substantially worse than in comparable silicon CMOS devices.
Consequently, pristine graphene is limited by its band structure. Improving the contact
resistance may yield enough improvement in the transconductance and output conductance
to attain competitive high-frequency FOMs; however it is unclear if graphene will surpass




Electron transport through the two-dimensional (2D) van der Waals materials, such as
graphene and the related transition metal dichalcogenides, remains limited by inefficient
charge carrier injection from bulk contacts. Consequently, reducing contact resistance is
critically important to device performance. For example, in GFETs, a high contact re-
sistance manifests as diminished on-current, transconductance, and output resistance [68].
These effects become increasingly significant with decreasing channel length, which causes
the contact resistance in many cases to become equal to or greater than the channel resis-
tance. At high carrier densities, the channel resistance is on the order of 100 Ω per micron
of channel length. Consequently, for a sub-micron channel length, the contact resistance
must be better than 10 Ωμm to be less than 10% of the channel resistance [18].
The remainder of this Chapter is dedicated the contact resistance of graphene. First,
a general overview of contact resistance measurements is presented followed by a summary
of conventional metal-graphene contact resistance studies. Finally, the graphite-graphene
contact resistivity is presented including the dependency on the relative atomic orientation
of the two crystals.
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4.1 Common Contact Resistance Experiments in Graphene
Contact resistance measurements are typically performed in one of two ways: either by the
transfer length method (TLM) or a two-terminal minus four-terminal (2-4) measurement.
In TLM, several contacts are made to the graphene with varying distance between the
contacts (defining this distance as Lch). Then, the resistance between each pair of terminals
is measured (R2P) and each measured resistance is plotted as a function of Lch. In the
diffusive transport regime, this plot will be a straight line with an intercept equal to twice
the contact resistance, RC. The slope is proportional to the bulk material resistivity (as




























Figure 4.1: Typical Result from a TLM Measurement
This technique is commonly used but has its limitations, especially with graphene.
First, a robust experiment will measure as many Lch values as possible (typically more
than 10 varying up to several 10s of microns). For epitaxial and CVD graphene this can
be easily achieved; however, mechanically exfoliated graphene is typically much smaller
(in area ≈ 400 μm2) than epitaxial or CVD (>7,500 μm2) graphene making it difficult
to make many contacts. Second, there exists significant inhomogeneity on the graphene
surface. Since each measurement is made through different segments of the graphene,
local doping can induce significant error, even at identical charge densities. For example,
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inhomogeneity can lead to the graphene segments exhibiting differing mobilities and intrinsic
charge densities [19]. Consequently, the total resistance may be larger at a shorter Lch,
leading to significant error in the linear fit. Third, the contacts locally dope the graphene
due to a work function mismatch which extends for 100s nm into the channel [70]. Since
the TLM extrapolates the data to the x-intercept, it does not account for this contact
doping and has been demonstrated to show negative contact resistances near the charge
neutrality point. Finally, in systems where the channel carriers are ballistic, TLM fails
entirely (since the total resistance no longer varies with Lch). Typically, this is not a
problem for graphene, except in the case of graphene encapsulated in h-BN, which yields a
mean-free-path on the order of 1 μm at room temperature and >20 μm at low temperature
(≈ 4 K) [25]. Consequently, it is possible to measure an encapsulated graphene device at
large Lch, where transport is diffusive, and at small Lch, where transport is ballistic. This
leads to a resistance saturation at small Lch, and applying a linear fit to the entire data set
does not provide a meaningful result [25,70–74].
In two-terminal minus four-terminal measurements, non-invasive voltage probes are
contacted to the graphene channel material as well as conventional two-terminal probes. If
the distance between the voltage probes (LVP) is known, then twice the contact resistance
can be calculated by subtracting the four-terminal resistance scaled to the total length of
the channel from the two-terminal resistance, as shown in Figure 4.2.
Compared to TLM devices, the contact resistance can be extracted using significantly
smaller devices, making it an attractive approach for mechanically exfoliated crystals. Fur-
thermore, sample inhomogeneity is directly measured with the voltage probes. Only the
section of the graphene between a current-carrying contact and the nearest voltage probe
is not measured. Optimizing this structure for accurate contact resistance extraction de-
mands the voltage probes be placed as close as possible to the current-carrying contacts
(that is, the Lch/LVP ratio should be near unity), which is limited by the resolution of the
lithography. However, the section of the graphene near the current-carrying contacts is not






































Figure 4.2: Typical Result from a Two Minus Four Terminal Measurement
trality point. Employing a two-terminal minus four-terminal contact resistance technique
minimizes the impact of two key drawbacks to TLM devices: device area and graphene
inhomogeneity. However, neither technique adequately solves the issue of contact metal
doping into the graphene channel. Consequently, contact resistances are often cited in the
high density regime where this impact is negligible [75,76].
4.2 Conventional Graphene Contacts
Using these aforementioned experimental techniques, the ensemble of metal-graphene con-
tact resistance studies leave more questions than answers. Cited metal-graphene con-
tact resistances for identical metals yield wildly varying results (from 0.2 kΩμm to 10
kΩμm) [25,77,78]. While studies have demonstrated there is no correlation between metal-
graphene work function mismatch and contact resistance [71,72,79], models tend to rely on
this mismatch to explain the contact resistance [74, 80, 81]. Finally, several studies demon-
strate the metal-graphene contact transfer length is ≈ 200 nm, but all these studies use the
same contact metal [75,76,82].
Many of these non-uniformities in the literature stem from an enormous inhomo-
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geneity in device preparation. For example, some studies use photolithography while others
use e-beam lithography, yielding a difference of several orders of magnitude on the contact
resistance simply because photoresist leave a significantly denser residue after development
than e-beam resist [72, 76, 77, 82–84]. Also, it has been demonstrated that reducing the
evaporation chamber pressure results in low contact resistances, however many studies fail
to include this critical information [73]. In short, it is difficult to isolate the precise condi-
tions to minimize the metal-graphene contact resistance. While the apparent lack of work
function dependence on the contact resistance seems unreasonable, it could be due to a
significant resist residue on the graphene. This question has yet to be adequately addressed
for contacts to graphene.
Efforts have been made to improve the contact resistivity of areal contacts by manip-
ulating the graphene under the metal and varying the contact metal. For example, exposing
the graphene to a mild O2 plasma yields an order of magnitude improvement in the con-
tact resistivity [72]. This technique must be carefully tuned to avoid completely etching
the graphene. More reproducible and reliable techniques include exposure to ultraviolet-
ozone, bombardment with CO2 clusters, and discriminately etching segments of the contact
area [77, 83, 85]. Among these techniques, the yields the lowest contact resistivity of 125
Ωμm [85]. Varying the contact metal should also impact the contact resistivity, although
work function mismatch does not appear to play a significant role [71,72]. It has been shown
that metals poorly wet the hydrophobic graphene surface, leading to delamination [72].
Also, it is hypothesized that metals with smaller grain sizes lead to a more uniform contact
area and, therefore, a lower contact resistance [71].
4.3 Graphite-Graphene Contacts
In this chapter, the use of graphite as the contact metal to graphene is examined. Graphite
has the advantage of being a bulk van der Waals material with identical crystal structure
to graphene. As a result, the contact interface can be made atomically smooth [86, 87].
Comparatively, metallic grain formation from conventional metal deposition processes lead
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to aspirated contacts reducing the effective contact area [71]. Moreover, integration of
graphite contacts to the graphene surface by mechanical assembly avoids any concern about
contamination at the interface that results from conventional nanofabrication techniques
[25]. Finally, graphite and graphene have similar work functions, which should minimize
contact doping, making graphite attractive as an ambipolar contact metal [80,88].
Many of these advantages have been demonstrated in other 2D materials such as
niobium diselenide and molybdenum disulfide [86, 89], however, less well understood is the
effect of rotational misalignment across the device. Experimental studies of rotationally in-
commensurate graphene structures, including graphene on highly ordered pyrolytic graphite
and twisted bilayer graphene (assembled from two rotationally mismatched graphene layers),
consistently report that for general twist angles, transport is at least partially suppressed
across the junction [89–93]. Moreover, several theoretical efforts have suggested that inter-
esting commensurate phases may emerge at precisely defined angles, giving rise to a new
class of interfacial states [94,95].
The remainder of this Chapter presents the measured resistivity across a graphene
and bulk graphite junction, as a function of contact area, and relative twist angle. At
arbitrary angle the contact resistance scales with area from which a transfer length, LT,
several times longer than that observed for conventional metallic areal contacts, is deduced.
[75, 76, 82]. A novel device structure is also fabricated in which the rotational angle is
dynamically varied while measuring the resistance of the junction, allowing a systematic map
of the resistivity spanning a full period of commensurate to incommensurate rotation angles.
The resistivity is found to be a strong function of crystal orientation with 60◦ periodicity.
At the zero angle, the contact resistivity is as little as 6.6 Ωμm2, providing the lowest ever
reported contact resistivity to graphene, and increases more than an order of magnitude
at 30◦. Additionally a sharp conductance peak is observed around 22◦ and 38◦, which are
among the commensurate angles theoretically predicted for twisted bilayer graphene [70,96].
To fabricate these devices, graphite is mechanically exfoliated on 285-nm SiO2 on Si
substrates. For this work, a 21-nm-thick graphite crystal is used. Metal contacts are then
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evaporated onto the graphite (1 nm/50 nm Cr/Au) and the graphite is etched using the
metal as an etch mask. The etched graphite structure is then mechanically transferred, using
the dry transfer process, outlined in Section 3.1, to a graphene crystal already exfoliated
onto SiO2.
There are two noteworthy points: first, the graphite and graphene crystals are large
enough in area to support the fabrication of multiple devices in parallel. Consequently,
all devices exhibit identical crystal orientations, as they are fabricated from the same con-
stituent crystals and transferred simultaneously. Second, the graphene at this time has not
been lithography processed; therefore, the graphite-graphene interface is pristine.
After transfer, voltage probes, leads, and probe pads are evaporated (1 nm/100 nm
Cr/Au), then the graphene is etched into 1 μm channels (Figure 4.3). Three characteristic
lengths are defined for these structures. The distance between the graphite contacts is
denoted as the channel length, Lch. In addition, the distance between the voltage probes
as is defined as LVP and the length of the graphite contact is defined as LC, all shown in
Figure 4.3.
In this experiment, the extracted contact resistance is a series resistance of the
metallic lead, metal-graphite contact resistance, the c-axis resistance of graphite, and the
graphite-graphene contact resistance. The metal lead resistance can be directly measured
and subtracted from the two-terminal resistance. For 21-nm-thick, single crystal graphite,
the c-axis resistance is negligible. However, the metal-graphite contact resistance is un-
known.
Therefore, before examining the results of this experiment it is important to char-
acterize the metal-graphite contact resistance. Since large-area graphite crystal can be
mechanically exfoliated and because of its metallic characteristics, it is convenient to mea-
sure the metal-graphite contact resistance by TLM. First, two ≈ 25 nm graphite crystal
are etched into 2 μm by 75 μm bars. On both etched graphite crystals, two sets of contacts
are then lithographically defined with a Lch of 1 μm, 2μm, 4 μm, 8 μm, and 12 μm. One

























Figure 4.3: Graphite-Graphene Contact Resistance Fabrication and Experimental Design
crystals and each crystal has two sets of contacts with each set having different contact
lengths. Prior to metallization, the contacts on one graphite crystal are exposed to a brief,
low-power oxygen plasma descum process while the contacts on the other crystal are left
untouched. The descum process removes the resist residue and slightly damages the first
few graphene layers to expose free carbon bonds. Next, 1/100 nm Cr/Au is evaporated on
both etched graphite crystals and lifted off in acetone for several hours.
The TLM data, shown in Figure 4.4, reveals that gold-graphite contact resistance
is exceedingly small, <6.6 Ωμm (with descum). Without a descum process, the contact
resistance is 59 Ωμm or roughly an order of magnitude greater. This interesting result
supports the theory that the metal-graphene contact resistance is degraded in the presence
of lithography residue, while resist-free contact techniques (such as edge contacts) and pre-
cleaned contact areas (with O2 plasma, area patterning, CO2 bombardment, among others)
lead to reduced contact resistance [25,72,77,83,85].
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Figure 4.4: Metal-Graphite Contact Resistance by TLM
sheet resistances between crystals are due to slightly different graphite crystal thicknesses.
Furthermore, the lack of contact length scaling implies that the transfer length is less
than 1 μm. From this experiment, the gold-graphite contact resistance yields a negligible
contribution to the device in Figure 4.3. Furthermore, all metal-graphite contacts should
be exposed to an oxygen plasma descum prior to metallization to minimize this resistance.
Returning to the device in Figure 4.3, electrical measurements are performed (at
room temperature) by current biasing the device (100 nA) and measuring the voltage drop
across the graphene (four-terminal) or across the entire device (two-terminal), yielding both
four-terminal resistance (R4P) and two-terminal resistance (R2P) values. The carrier density
in the graphene is varied from -3x1012 cm-2 to +3x1012 cm-2 by modulating the silicon back
gate voltage from -40 V to +40 V. The contact resistance (RC) is determined by subtracting
R4P, scaled by the ratio of Lch/LVP, from R2P as 2RC = R2P − LchLV P R4P (Figure 4.3). In
all devices, the Lch/LVP ratio is 1.47 with Lch of 7 μm and LVP of 4.75 μm.
To explore the areal dependency on the contact resistance, three devices were fabri-
cated with contact lengths of 0.45 μm, 0.72 μm, and 1.1 μm. These devices were fabricated
using the same graphite and graphene crystals and, therefore, have the same, albeit un-
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known, relative crystal orientation. R2P and
Lch
LV P
R4P for LC = 0.45 μm are shown in Figure
4.5 as a function of sheet density in the channel. The mobility and intrinsic doping for the









Here, W is the channel width, μ is the carrier mobility, n0 is the intrinsic doping, n is the
carrier density, and q is the elementary charge. All three devices yield intrinsic doping of
1.4-1.5x1012 cm-2 and carrier mobilities of 9,000 to 10,000 cm2/Vs. R4P is observed to be
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Figure 4.5: Graphite-Graphene Contact Resistance
The calculated value of RC for the LC = 0.45 μm device is also shown in Figure
4.5. At high density, the contact resistance is 200 Ω and 400 Ω for holes and electrons,
respectively. Around the charge neutrality point, a negative contact resistance is calculated,
which has been also been reported elsewhere and is an artifact of contact-induced doping
of the graphene in a region near the contact [70]. The four-terminal measurement does not
include this region and, therefore, leads to an overestimation in the resistance of the channel
around the charge neutrality point. Further analysis of the contact resistance is restricted
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to the high density regime where the impact of this artifact is negligible.
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Figure 4.6: Graphite-Graphene Areal Contact Resistivity




. Therefore, RC as a function of LC
-1 is plotted in Figure 4.6. It is observed that
the contact resistance at a carrier density of n = 2.75x1012 cm-2 does vary linearly with
LC
-1, indicating that the graphite-graphene contact resistance depends on the total contact
area in contrast to metallic top contact resistance, which only depends on the width of the
graphene channel [75, 76, 82]. A contact resistivity is extracted for electrons and holes of
177 Ωμm2 and 95 Ωμm2, respectively.




, where ρC is the contact
resistivity and ρg is the graphene resistivity under the contact. While ρg is influenced by
contact doping, it cannot be determined directly and instead is approximated by the value
calculated away from the contacts from R4P according to ρg =
W
LV P
R4P . At high density,
the estimated hole (electron) transfer length is 713 (886) nm, which is consistent with the
observed area scaling in Figure 4.6. Comparatively, the transfer length for metallic top
contacts is 200 nm [75].
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4.4 ρC Angle Dependency
Several devices were prepared and measured as described is section 4.3 and a wide variety of
contact resistances were measured from as low as 10 Ωμm up to more than 1 kΩμm. However,
the contact resistances are the same between devices fabricated with the same graphite and
graphene crystals. Since graphite and graphene are both honeycomb lattice structures, ρC
should depend on the relative crystal orientation which may explain the observed variation in
graphite-graphene contact resistance. Furthermore, theoretical predictions indicate that the
interlayer transport of a twisted bilayer structure exhibits a strong angle dependence [96].
To measure the graphite contact resistivity as a function of the relative angle to
the graphene, the device depicted in Figure 4.7 was fabricated. The fabrication process is
very similar to that used for the devices shown in Figure 4.3. The graphite is etched into
a cross structure (with a protective metallic cap) and transferred to electrically connect
two narrowly spaced, 2-μm-wide graphene strips. Metallic current and voltage probes are
then evaporated onto the ends of the graphene strips, allowing a four-terminal resistance
measurement of just the graphite-graphene contact area (Figure 4.7 ).




) with Isrc, V+, and V- defined in Figure 4.7) includes two
graphite-graphene contacts and the bulk graphite resistance. The contact resistivity, ρC,
is calculated as ρC =
1
2AR4T , where A is the angle dependent area of one contact. This
calculation ignores a series resistance contribution from the bulk graphite over the gap
between the graphene strips. At a gap spacing of 300 nm, this contribution is estimated
to be at most 6 Ω for the device geometry as extracted from Figure 4.4. At the smallest
values of ρC, this can result in an error as large as 40%, while at the highest values of ρC,
this error is less than 1.5%.
Rotation of the graphite contact is achieved by using an atomic-force-microscope
(AFM). An orthogonal force is applied on the extremities of the graphite cross which induces
rotation about the center of the cross. Figure 4.8 shows AFM images of the graphite cross at







Figure 4.7: Rotating Graphite Contact
to small (100 nm) translations in the graphite contact during some rotations which lead
to an area mismatch between the contacts on each graphene strip. This angle-dependent
contact area variance is estimated to be less than 0.09 μm2, resulting in an additional error of
approximately 7% in the calculated ρC. Finally, the contact resistivity calculation assumes
the entire contact area is contributing to interlayer charge transfer. Since charge transfer
will only take place within the transfer length, this assumption overestimates the total
contact resistivity. Consequently, the contact resistivity presented here are either accurate
(in the case of a long LT) or an overestimate (in the case of a short LT).
The calculated resistivity is shown in Figure 4.8 for high hole and charge neutral
densities. The resistivity exhibits a 60◦ periodicity with the relative angle, which precisely
matches the hexagonal symmetry of the respective crystal lattices. At 0◦ and 60◦, the
resistivity at high hole carrier density is 6.6 Ωμm2 and 7.8 Ωμm2, respectively, which, within
the error resolution of this measurement, is identical. Moreover, due to the contribution of
the bulk graphite, this contact resistivity, while already less than 10 Ωμm2, represents an
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Figure 4.8: Contact Resistivity vs. Rotation Angle
upper bound. At 30◦, a contact resistivity maximum is observed, which at the same hole
density is 260 Ωμm2, a 40-fold increase from the value at the minimum. Also, the devices
in Figure 4.6 where the relative crystal orientation is unknown showed a hole resistivity of
95 Ωμm2, which is within the range of resistivities attained over all rotational orientations.
In addition to this overall periodicity, a finer structure in the resistivity is observed.
In particular, a decrease in resistivity around 22◦ and 39◦. These angles correspond to
two of the six theoretically predicted, large-angle commensurate states of twisted bilayer
graphene: 13.2◦, 21.8◦, 27.8◦, 32.2◦, 38.2◦, and 46.8◦ [96]. This precision in determination
of the commensurate angles indicates that the graphite-graphene crystal lattices are in fact
aligned at 0◦ and fully misaligned at 30◦. A slight difference is observed in the resistivity
between the 22◦ and 39◦ angles of 114 Ωμm2 and 99.5 Ωμm2, respectively.
To understand the resistance minima at 22◦ and 39◦, it is useful to examine the
Fermi circles of two graphene crystals at these angles. For example, Figure 4.9 shows the
extended zone of the Fermi circles rotated by all six commensurate angles. At 30◦, there is
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no overlap of the Fermi circles, and the layers are fully momentum mismatched. Electrons
therefore cannot tunnel between the layers without involving some phonon scattering [91].
At 21.8◦, some Fermi surfaces overlap and therefore some amount of resonant interlayer
tunneling becomes possible. Close examination of the 21.8◦ rotation in Figure 4.9 reveals
that overlap sites are from the K point in one layer to the K’ point in the other layer
(intervalley).
In general, there are two distinct transport types in commensurate rotations: in-
travalley and intervalley transport. The overlap sites are intervalley at 13.2◦, 21.8◦, and
32.2◦ and are intravalley at 27.8◦, 38.2◦, and 46.8◦. This may give rise to the observed
resistivity mismatch between the 22◦ and 39◦ angles, as we expect intravalley transport to
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Figure 4.9: Extended Zone of a Twisted Bi-Layer Graphene Structure
In Figure 4.8, pronounced resistance minimum is observed only for the commensurate
angle at 21.8◦. In order to more carefully examine this effect, a dynamic measurement is
performed on a separate device. A -35 V back gate is applied and R4T is measured while the
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AFM tip rotates the graphite contact. In this way, it is possible to continuously measure
R4T from 5
◦ to 25◦ (Figure 4.10). While the resistance minimum at 21.8◦ is reproduced,
the same characteristic resistivity drop at the 13.2◦ commensurate angle is not observed,
despite the fact that both angles have intervalley overlap sites.
This result is consistent with the 21.8◦ and 13.2◦ conductance peaks calculated
theoretically to be different by several orders of magnitude [96]. This can be understood
in part from the fact that the unit cell of the 13.2◦ superlattice is roughly 2.7 times larger
than the superlattice at 21.8◦ and, therefore corresponds to fewer total commensurability
sites over the whole device. Consequently, it may be that the relative impact of the overlap














Figure 4.10: Continuous Time R4T Measurement
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4.5 Conclusions
In conclusion, the lowest contact resistivity to graphene ever reported, of no more than 6.6
Ωμm2 using single-crystal, bulk graphite, is observed. The estimated transfer length of the
graphite contacts is 700 nm, which is more than 3.5 times longer than for metallic top con-
tacts. Furthermore, the graphite-graphene contact resistivity is similar for both electrons
and holes, improving ambipolar device operation. This resistivity shows a strong depen-
dence on the relative orientation of the graphite and graphene crystals and demonstrates
first evidence of enhanced conductance across the junction at non-zero degree commensurate
angles. The crystal orientation dependence on the contact resistance is a feature expected
to be observed in other 2D crystals. Finally, the capability to dynamically vary the crystal-
lographic orientation makes it also possible to precisely tune the band structure in devices
assembled from 2D crystals, and provides sufficient resolution to test the many theoretical




5.1 Summary of Work
In this thesis, the figures of merit for high-frequency transistors was presented in Chapter
2. Here, it was established that a high transconductance and low output conductance is
desirable to achieve the highest possible unity current gain cut-off frequency and maximum
frequency of oscillation: two key FOMs for high-frequency transistors. The current state-
of-the-art transistors can achieve ≈ 600 to 800 GHz fT/fmax. Due to its high mobility,
graphene was argued to be a potential material to achieve better high-frequency FOMs;
however, no GFETs to date have yielded competitive results (427 GHz for fT and 100 GHz
for fmax). It was argued that this is due to poor device fabrication (in terms of mobility
and contact resistance), which diminished the transconductance and output conductance
and therefore a diminished high-frequency performance.
In an effort to overcome these potential shortcomings, an outline for novel GFET
fabrication was presented in Chapter 3. It was proposed that graphene, fully encapsulated
in h-BN, would preserve its intrinsic high carrier mobility and thus achieve better high-
frequency performance. Many devices were fabricated in this way, but the best transcon-
ductance achieved was less than 0.7 mS/μm, roughly 40% lower than the best reported
GFET transconductance. A full parameter extraction with respect to a virtual-source
model revealed that the encapsulated GFETs were in fact among the highest intrinsic qual-
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ity ever made with carrier mobilities in excess of 10,000 cm2/Vs and injection velocities
near the Fermi velocity. The reason for the diminished transconductance is two-fold: first,
the EOT for the encapsulated devices was too large, 3.5 nm. Second, the effects of quantum
capacitance diminish the total input capacitance by as much as 60%. While the device EOT
can be reduced, quantum capacitance is an intrinsic property of graphene’s band structure
and cannot be altered. Another issue facing all GFETs is the relatively large source and
drain contact resistances.
To address the issue of contact resistance in GFETs, a low-resistance graphite-
graphene contact was investigated in Chapter 4. As conventional contacts are plagued
with poor contact resistance due to fabrication nonidealities such as residual resist scum at
the contact interface, large grain size metals leading to an aspirated contact, and potentially
large work function mismatches, graphite contacts do not exhibit such nonidealities. The
graphite-graphene contact interface can be made pristine (that is, without a lithography
process), graphite is atomically smooth, and graphite and graphene exhibit similar work
functions. In this Chapter, the graphite-graphene contact was characterized and demon-
strated an exceedingly small contact resistivity (<10 Ωμm2) by tuning the atomic rotational
alignment of the two crystals. Interestingly, sharp resistivity minima were observed at spe-
cific, commensurate angles of twisted bilayer graphene.
5.2 Future Work
What remains to be done is isolate the fundamental limitations of graphene (quantum ca-
pacitance and zero energy band gap) from fabrication limitations (high contact resistance
and mobility reduction). By employing the low graphite-graphene contact resistance the
output current, transconductance, and output resistance can be improved. To do this, a
graphite-contacted GFET can be fabricated using the dry Van der Waals transfer tech-
nique outlined in Section 3.1. The graphite contacts can be rotated until atomic alignment
is achieved and then a conventional FET structure can be fabricated. As the gate length is
defined by the separation of the graphite contacts, sub-50 nm gate length devices can be fab-
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ricated (albeit without a self-aligned topology). In this way, the ultimate transconductance
and output conductance of ballistic GFETs can be measured.
With respect to the band structure limitations of graphene, one solution is to employ
bilayer graphene instead. It has been shown that a band gap, up to 0.2 eV, can be induced in
bilayer graphene by using a normally induced electric field [97,98]. Though the linear band
structure is predicted to turn parabolic in this case and the mobility may decrease (while
still remaining comparatively high), a band gap can lead to improved output conductance,
intrinsic gain, and fmax. Fabrication of self-aligned contacts may be challenging, however,
which will lead to an access length that adds, in series, to the total contact resistance.
Scalable fabrication of graphene devices with graphite contacts is also possible through
chemical vapor deposition (CVD) growth, as it has been shown that specific metals grow
at different rates [99].
Aside from electronic applications, the graphite-graphene contact study has many
unanswered questions. For example, the local resistivity minima as a function of angle
were observed for only two of the six commensurate angles. Due to the larger unit cells of
the other four commensurate angles, it is hypothesized that the minima are obscured by
temperature disorder. It is necessary to measure the resistivity at these angles as a function
of temperature. Furthermore, this technique can be used to rotate other 2D crystals in order
to probe more exotic electronic states. For example, the h-BN/graphene heterostructure
gives rise to a larger periodic lattice (Moiré pattern), leading to a small band gap in the
electronic structure. With the aforementioned rotation technique, it is possible to rotate
a h-BN crystal on a graphene sheet to induce a specific Moiré pattern. Finally, electrical
contacts to transition metal dichalcogenides can also be tuned to relative crystal orientation
to determine if a resistivity minimum can be achieved. The ability to crystallographically
align 2D materials permits many more studies to probe both fundamental physics and
technological applications.
In conclusion, the current state of high-frequency graphene transistors is uncertain.
While this thesis has sought to highlight the challenges facing GFETs, it leaves behind more
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questions than answers: a common trend in research.
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